

What is Claimed is:

1. A method of combining a plurality of signals to form a constant-envelope composite signal for transmission, comprising:

- (a) combining a subset of the plurality of signals by majority vote to form a majority voted signal; and

- (b) interplex modulating the majority voted signal and others of the plurality of signals to form the constant-envelope composite signal.

2. The method of claim 1, wherein (a) includes:

- (a1) determining which of the plurality of signals is in the subset to be majority voted and which of a plurality of interplex modulator inputs receives the majority voted signal as a function of a desired power distribution among the plurality of signals; and

- (a2) determining majority voting logic for combining the subset of the plurality of signals as a function of the desired power distribution among the subset of signals.

3. The method of claim 2, wherein (a1) and (a2) are performed when the desired power distribution changes.

4. The method of claim 1, wherein (a) includes combining the subset of signals in accordance with a generalized majority vote scheme.

5. The method of claim 4, wherein the generalized majority vote scheme includes determining a sequence of values of the majority voted signal by interlacing values determined from a majority vote of signals in the subset with values determined from sub-majority votes of less than all of the signals in the subset.

6. The method of claim 5, wherein values of individual signals in the subset are interlaced with values of a majority vote of the signals in the subset.

7. The method of claim 1, wherein the plurality of signals comprises chip-synchronous, pseudo-noise signal codes, and wherein values of the majority voted signal are determined on a chip-by-chip basis.

5 an interplex modulator configured to combine the majority voted signal and others of the plurality of signals to form the constant-envelope composite signal.

16. The apparatus of claim 15, wherein said majority voting logic unit determines which of the plurality of signals is in the subset to be majority voted and which of a plurality of interplex modulator inputs receives the majority voted signal as a function of a desired power distribution among the plurality of signals, said majority voting logic unit further
5 determining majority voting logic for combining the subset of the plurality of signals as a function of the desired power distribution among the subset of signals.

17. The apparatus of claim 16, wherein said majority voting logic unit determines which of the plurality of signals is in the subset to be majority voted, determines which of the plurality of interplex modulator inputs receives the majority voted signal, and determines majority voting logic for combining the subset of the plurality of signals when the desired
5 power distribution changes.

18. The apparatus of claim 15, wherein said majority voting logic unit combines the subset of signals in accordance with a generalized majority vote scheme.

19. The apparatus of claim 18, wherein said majority voting logic unit determines a sequence of values of the majority voted signal by interlacing values determined from a majority vote of signals in the subset with values determined from sub-majority votes of less than all of the signals in the subset.

20. The apparatus of claim 19, wherein said majority voting logic unit interlaces values of individual signals in the subset with values of a majority vote of the signals in the subset.

21. The apparatus of claim 15, wherein the plurality of signals comprises chip-synchronous, pseudo-noise signal codes, and wherein said majority voting logic unit determines values of the majority voted signal on a chip-by-chip basis.

22. The apparatus of claim 15, wherein each of the plurality of signals is represented in the constant-envelope composite signal with a common power efficiency.

10/22/2016 10:22:01

5

5

7

